IRMA-International.org: Creator of Knowledge
Information Resources Management Association
Advancing the Concepts & Practices of Information Resources Management in Modern Organizations

An Enhanced Method for Running Embedded Applications in a Power-Efficient Manner

An Enhanced Method for Running Embedded Applications in a Power-Efficient Manner
View Sample PDF
Author(s): N. M. G. Kumar (Sree Vidyanikethan Engineering College, Mohan Babu University, India), Ayaz Ahmad (National Institute of Technology, Mahendru, India), Dankan Gowda V. (B.M.S. Institute of Technology and Management, India), S. Lokesh (PSG Institute of Technology and Applied Research, India)and Kirti Rahul Rahul Kadam (Institute of Management Kolhapur, Bharati Vidyapeeth (Deemed), India)
Copyright: 2023
Pages: 21
Source title: Energy Systems Design for Low-Power Computing
Source Author(s)/Editor(s): Rathishchandra Ramachandra Gatti (Sahyadri College of Engineering and Management, India), Chandra Singh (Sahyadri College of Engineering and Management, India), Srividya P. (RV College of Engineering, India)and Sandeep Bhat (Sahyadri College of Engineering and Management, India)
DOI: 10.4018/978-1-6684-4974-5.ch013

Purchase

View An Enhanced Method for Running Embedded Applications in a Power-Efficient Manner on the publisher's website for pricing and purchasing information.

Abstract

Many modern items that are in widespread use have embedded systems. Due of embedded processing's ability to provide complex functions and a rich user experience, it has grown commonplace in many types of electronic products during the last 20 years. Power consumption in embedded systems is regarded as a crucial design criterion among other factors like area, testability, and safety. Low power consumption has therefore become a crucial consideration in the design of embedded microprocessors. The proposed new method takes into consideration both the spatial and temporal locality of the accessed data. In the chapter, the new cache replacement is combined with an efficient cache partitioning method to improve the cache hit rate. In this work, a new modification is proposed for the instruction set design to be used in custom made processors.

Related Content

Preethi, Sapna R., Mohammed Mujeer Ulla. © 2023. 16 pages.
Srividya P.. © 2023. 12 pages.
Preeti Sahu. © 2023. 15 pages.
Vandana Niranjan. © 2023. 23 pages.
S. Darwin, E. Fantin Irudaya Raj, M. Appadurai, M. Chithambara Thanu. © 2023. 33 pages.
Shankara Murthy H. M., Niranjana Rai, Ramakrishna N. Hegde. © 2023. 23 pages.
Jothimani K., Bhagya Jyothi K. L.. © 2023. 19 pages.
Body Bottom