IRMA-International.org: Creator of Knowledge
Information Resources Management Association
Advancing the Concepts & Practices of Information Resources Management in Modern Organizations

Low-Power High-Speed Eight-Bit Universal Shift Register Design Using Clock Gating Technique

Low-Power High-Speed Eight-Bit Universal Shift Register Design Using Clock Gating Technique
View Sample PDF
Author(s): Preeti Sahu (Poornima University, India)
Copyright: 2023
Pages: 15
Source title: Energy Systems Design for Low-Power Computing
Source Author(s)/Editor(s): Rathishchandra Ramachandra Gatti (Sahyadri College of Engineering and Management, India), Chandra Singh (Sahyadri College of Engineering and Management, India), Srividya P. (RV College of Engineering, India)and Sandeep Bhat (Sahyadri College of Engineering and Management, India)
DOI: 10.4018/978-1-6684-4974-5.ch003

Purchase

View Low-Power High-Speed Eight-Bit Universal Shift Register Design Using Clock Gating Technique on the publisher's website for pricing and purchasing information.

Abstract

A register is basically known as a storage device for units in circuits. In data processing systems, they are used to immediately transfer data by using CPU. In digital electronics, shift registers are known as the sequential logic circuits that are used to store data temporally and transfer the data to its output for each and every clock pulse. Shift registers are found as digital memory unit storage in such devices as calculators, computers, etc. Based on shifting data, shift registers are classified in two types: universal shift register and bidirectional shift register. This chapter dealt with design and implementation of 8-bit universal shift register with CG scheme for minimizing power. Circuit operation is performed by Xilinx-14.7 software tool and simulated with I-SIM simulator tool using VHDL language. XPE tool is used to optimize power in the circuit. Results improved the power consumption in circuit by 40.65%. Also 4.76% of area was increased due to adding external circuitry and delay was reduced by 12.93% in the proposed design.

Related Content

Preethi, Sapna R., Mohammed Mujeer Ulla. © 2023. 16 pages.
Srividya P.. © 2023. 12 pages.
Preeti Sahu. © 2023. 15 pages.
Vandana Niranjan. © 2023. 23 pages.
S. Darwin, E. Fantin Irudaya Raj, M. Appadurai, M. Chithambara Thanu. © 2023. 33 pages.
Shankara Murthy H. M., Niranjana Rai, Ramakrishna N. Hegde. © 2023. 23 pages.
Jothimani K., Bhagya Jyothi K. L.. © 2023. 19 pages.
Body Bottom