The IRMA Community
Newsletters
Research IRM
Click a keyword to search titles using our InfoSci-OnDemand powered search:
|
Fault-Tolerant and Fail-Safe Design based on Reconfiguration
Abstract
The main aim of this chapter is to present the way, how to design fault-tolerant or fail-safe systems in programmable hardware (FPGAs) and therefore to use FPGAs in mission-critical applications, too. RAM based FPGAs are usually taken for unreliable due to high probability of transient faults (SEU) and therefore inapplicable in this area. But FPGAs can be easily reconfigured. The authors’ aim is to utilize appropriate type of FPGA reconfiguration and to combine it with well-known methods for fail-safe and fault-tolerant design (duplex, TMR) including on-line testing methods for fault detection and then startup of the reconfiguration process. Dependability parameters’ calculations based on reliability models is integral part of proposed methodology. The trade-off between the requested level of dependability characteristics of a designed system and area overhead with respect to FPGA possible faults the main property and advantage of proposed methodology.
Related Content
|
Ramsés Cabrera-Gala, Sandra Lopes Miranda.
© 2026.
34 pages.
|
|
Catarina Fernandes, Eduardo Milhões Pinheiro.
© 2026.
42 pages.
|
|
Mohammadsadegh Omidvar, Iza Gigauri.
© 2026.
38 pages.
|
|
Olena Chupyr, Gulzira Yestekova, Milen Mitkov, Olha Hetman, Teodora Dimitrova.
© 2026.
30 pages.
|
|
Iryna Sedikova, Ihor Savenko, Iryna Honcharova, Denys Sedikov, Daria Shalahinova, Hanna Palvashova.
© 2026.
30 pages.
|
|
Sónia Calado, Cláudia Miranda Veloso.
© 2026.
38 pages.
|
|
Olena Sushchenko, Alina Danileviča, Georgi Rusenov, Oleksandra Olshanska.
© 2026.
32 pages.
|
|
|