Design of a Power Aware Systolic Array based Support Vector Machine Classifier

View Sample PDF

Author(s): Bhaswati Mandal (Gauhati University, India), Manash Pratim Sarma (Gauhati University, India)and Kandarpa Kumar Sarma (Gauhati University, India)
Copyright: 2015
Pages: 43
Source title: Intelligent Applications for Heterogeneous System Modeling and Design
Source Author(s)/Editor(s): Kandarpa Kumar Sarma (Gauhati University, India), Manash Pratim Sarma (Gauhati University, India)and Mousmita Sarma (SpeecHWareNet (I) Pvt. Ltd, India)
DOI: 10.4018/978-1-4666-8493-5.ch005

Keywords: Computer Science & IT / Information Science Reference / Systems & Software Design / Systems and Software Engineering

Purchase

View Design of a Power Aware Systolic Array based Support Vector Machine Classifier on the publisher's website for pricing and purchasing information.

Abstract

This chapter presents a method for generating binary and multiclass Support Vector Machine (SVM) classifier with multiplierless kernel function. This design provides reduced power, area and reduced cost due to the use of multiplierless kernel operation. Binary SVM classifier classifies two groups of linearly or nonlinearly separable data while the multiclass classification provides classification of three nonlinearly separable data. Here, at first SVM classifier is trained for different classification problems and then the extracted training parameters are used in the testing phase of the same. The dataflow from all the processing elements (PEs) are parallely supported by systolic array. This systolic array architecture provides faster processing of the whole system design.

The IRMA Community

Research IRM

Design of a Power Aware Systolic Array based Support Vector Machine Classifier

Purchase

Abstract

Related Content

IRMA Sponsors