Creator of Knowledge
Information Resources Management Association
Advancing the Concepts & Practices of Information Resources Management in Modern Organizations

Decimal Hardware Multiplier

Decimal Hardware Multiplier
View Sample PDF
Author(s): Mário Pereira Vestias (Instituto Politécnico de Lisboa, Portugal)
Copyright: 2018
Pages: 12
Source title: Encyclopedia of Information Science and Technology, Fourth Edition
Source Author(s)/Editor(s): Mehdi Khosrow-Pour, D.B.A. (Information Resources Management Association, USA)
DOI: 10.4018/978-1-5225-2255-3.ch400


View Decimal Hardware Multiplier on the publisher's website for pricing and purchasing information.


IEEE-754 2008 has extended the standard with decimal floating point arithmetic. Human-centric applications, like financial and commercial, depend on decimal arithmetic since the results must match exactly those obtained by human calculations without being subject to errors caused by decimal to binary conversions. Decimal Multiplication is a fundamental operation utilized in many algorithms and it is referred in the standard IEEE-754 2008. Decimal multiplication has an inherent difficulty associated with the representation of decimal numbers using a binary number system. Both bit and digit carries, as well as invalid results, must be considered in decimal multiplication in order to produce the correct result. This article focuses on algorithms for hardware implementation of decimal multiplication. Both decimal fixed-point and floating-point multiplication are described, including iterative and parallel solutions.

Related Content

Yair Wiseman. © 2021. 11 pages.
Mário Pereira Véstias. © 2021. 15 pages.
Mahfuzulhoq Chowdhury, Martin Maier. © 2021. 15 pages.
Gen'ichi Yasuda. © 2021. 12 pages.
Alba J. Jerónimo, María P. Barrera, Manuel F. Caro, Adán A. Gómez. © 2021. 19 pages.
Gregor Donaj, Mirjam Sepesy Maučec. © 2021. 14 pages.
Udit Singhania, B. K. Tripathy. © 2021. 11 pages.
Body Bottom