The IRMA Community
Newsletters
Research IRM
Click a keyword to search titles using our InfoSci-OnDemand powered search:
|
CNT as Interconnects
Abstract
The chapter will start with brief introduction to the interconnects and its importance in an integrated circuit at deep sub-micron technology nodes. The brief discussion about the concept of scaling, interconnects models, and material in use are presented. The limitations of conventional materials at scaled down technology nodes will be discussed next. The focus of the chapter is to present the electrical equivalent circuit model to estimate the impedance parameters of SWCNT bundle and MWCNT bundle as interconnects at different nano-scaled technology nodes for global level interconnect length. Using ESC model of SWCNT, MWCNT, and copper, the performance comparative analysis for delay and power delay product (PDP) will be presented for different interconnect lengths at nano-scaled technology nodes. Finally, the chapter summary and conclusion will be written at the end of the chapter.
Related Content
Wassim Jaber.
© 2024.
24 pages.
|
Hussein A.H. Jaber, Zahraa Saleh, Wassim Jaber, Adnan Badran, Hatem Nasser.
© 2024.
17 pages.
|
Sakshi Garg, Kunal Arora, Sumita Singh, K. Nagarajan.
© 2024.
20 pages.
|
Wassim Jaber.
© 2024.
14 pages.
|
Ray Gutierrez Jr..
© 2024.
22 pages.
|
Wassim Jaber, Hussein A.H. Jaber, Ramzi Jaber, Zahraa Saleh.
© 2024.
16 pages.
|
Zahraa Saleh, Wassim Jaber, Ali Jaber, Edmond Cheble, Mikhael Bechelany, Akram Hijazi, David Cornu, Ghassan Mahmoud Ibrahim.
© 2024.
22 pages.
|
|
|