The IRMA Community
Newsletters
Research IRM
Click a keyword to search titles using our InfoSci-OnDemand powered search:
|
Architectural Support for Enhancing Critical Secrets Protection in Chip-Multiprocessors
Abstract
Security has been considered as an important issue in processor design. Most of the existing designs of security handling assume the chip as a single secure unit. However, such assumption is vulnerable to exposure resulted from a central failure point. This chapter proposes a secure Chip-Multiprocessor architecture (SecCMP) to handle security related problems such as key protection and core authentication in multi-core systems. Matching the nature of multi-core systems, a distributed threshold secret sharing scheme is employed to protect critical secrets. A critical secret (e.g., encryption key) is divided into multiple shares and distributed among multiple cores instead of being kept a single copy in one core that is sensitive to exposure. The proposed SecCMP can not only enhance the security and fault-tolerance in secret protection but also support core authentication. SecCMP is designed to be an efficient and secure architecture for CMPs.
Related Content
Chirag Sharma, Amanpreet Kaur, Priyanka Datta, Yonis Gulzar.
© 2025.
30 pages.
|
M. Johnpaul, Raam Sai Bharadwaj Miryala, Marica Mazurek, G. Jayaprakashnarayana, Ramesh Kumar Miryala.
© 2025.
28 pages.
|
Jatin Arora, Gaganpreet Kaur, Monika Sethi, Saravjeet Singh.
© 2025.
20 pages.
|
L. A. Anto Gracious, L. Sudha, B. Chitra, Gaganpreet Kaur, V. Sathya, P. Kabitha, R. Siva Subramanian.
© 2025.
28 pages.
|
Bhavik Singla, Anuj Kumar Jain, Gaganpreet Kaur, Nitin Jain, Vishal Jain.
© 2025.
28 pages.
|
P. Vijayalakshmi, K. Subashini, B. Selvalakshmi, G. Sudhakar, Anand Anbalagan, N. Bharathiraja, Gaganpreet Kaur.
© 2025.
22 pages.
|
Djamel Saba, Abdelkader Hadidi.
© 2025.
28 pages.
|
|
|