The IRMA Community
Newsletters
Research IRM
Click a keyword to search titles using our InfoSci-OnDemand powered search:
|
System-Level Design of NoC-Based Dependable Embedded Systems
Abstract
Technology scaling into subnanometer range will have impact on the manufacturing yield and quality. At the same time, complexity and communication requirements of systems-on-chip (SoC) are increasing, thus making a SoC designer goal to design a fault-free system a very difficult task. Network-on-chip (NoC) has been proposed as one of the alternatives to solve some of the on-chip communication problems and to address dependability at various levels of abstraction. This chapter concentrates on system-level design issues of NoC-based systems. It describes various methods proposed for NoC architecture analysis and optimization, and gives an overview of different system-level fault tolerance methods. Finally, the chapter presents a system-level design framework for performing design space exploration for dependable NoC-based systems.
Related Content
|
Wassim Jaber.
© 2024.
24 pages.
|
|
Hussein A.H. Jaber, Zahraa Saleh, Wassim Jaber, Adnan Badran, Hatem Nasser.
© 2024.
17 pages.
|
|
Sakshi Garg, Kunal Arora, Sumita Singh, K. Nagarajan.
© 2024.
20 pages.
|
|
Wassim Jaber.
© 2024.
14 pages.
|
|
Ray Gutierrez Jr..
© 2024.
22 pages.
|
|
Wassim Jaber, Hussein A.H. Jaber, Ramzi Jaber, Zahraa Saleh.
© 2024.
16 pages.
|
|
Zahraa Saleh, Wassim Jaber, Ali Jaber, Edmond Cheble, Mikhael Bechelany, Akram Hijazi, David Cornu, Ghassan Mahmoud Ibrahim.
© 2024.
22 pages.
|
|
|