The IRMA Community
Newsletters
Research IRM
Click a keyword to search titles using our InfoSci-OnDemand powered search:
|
MADES FP7 EU Project: Effective High Level SysML/MARTE Methodology for Real-Time and Embedded Avionics Systems
|
|
Author(s): Alessandra Bagnato (SOFTEAM, France), Imran Quadri (SOFTEAM, France), Etienne Brosse (SOFTEAM, France), Andrey Sadovykh (SOFTEAM, France), Leandro Soares Indrusiak (University of York, UK), Richard Paige (University of York, UK), Neil Audsley (University of York, UK), Ian Gray (University of York, UK), Dimitrios S. Kolovos (University of York, UK), Nicholas Matragkas (University of York, UK), Matteo Rossi (Politecnico di Milano, Italy), Luciano Baresi (Politecnico di Milano, Italy), Matteo Carlo Crippa (Txt e-Solutions, Italy), Stefano Genolini (Txt e-Solutions, Italy), Scott Hansen (The Open Group, UK)and Gundula Meisel-Blohm (Airbus Defence and Space, Germany)
Copyright: 2014
Pages: 28
Source title:
Handbook of Research on Embedded Systems Design
Source Author(s)/Editor(s): Alessandra Bagnato (Softeam R&D, France), Leandro Soares Indrusiak (University of York, UK), Imran Rafiq Quadri (Softeam R&D, France)and Matteo Rossi (Politecnico di Milano, Italy)
DOI: 10.4018/978-1-4666-6194-3.ch008
Purchase
|
Abstract
This chapter presents the EU-funded MADES FP7 project that aims to develop an effective model-driven methodology to improve the current practices in the development of real-time embedded systems for avionics and surveillance industries. MADES developed an effective SysML/MARTE language subset, and a set of new tools and technologies that support high-level design specifications, validation, simulation, and automatic code generation, while integrating aspects such as component re-use. This chapter illustrates the MADES methodology by means of a car collision avoidance system case study; it presents the underlying MADES language, the design phases, and the set of tools supporting on one hand model verification and validation and, on the other hand, automatic code generation, which enables the implementation on execution platforms such as state-of-the-art FPGAs.
Related Content
|
Subrata Tikadar, Kaushik Paul, Abhishek Mukhopadhyay.
© 2026.
26 pages.
|
|
Devanshi Shrivastava, Debanshi Chakraborty, Manjusha Pandey, Siddharth Swarup Rautray.
© 2026.
32 pages.
|
|
Harshita Gupta, Suman Suman Majumder.
© 2026.
12 pages.
|
|
Subhajit Ghosh.
© 2026.
38 pages.
|
|
Sanjib Kundu, Sourav Kayal.
© 2026.
40 pages.
|
|
Sudip Chatterjee, Pronaya Bhattacharya, Subrata Tikadar.
© 2026.
14 pages.
|
|
Chandan Kumar Singh.
© 2026.
40 pages.
|
|
|