IRMA-International.org: Creator of Knowledge
Information Resources Management Association
Advancing the Concepts & Practices of Information Resources Management in Modern Organizations

Functional Verification of ASICs for Performance Optimization in Front-End VLSI Design

Functional Verification of ASICs for Performance Optimization in Front-End VLSI Design
View Sample PDF
Author(s): Sabyasachi Mukhopadhyay (Sharda University, India), Vishal Jain (School of Engineering and Technology, Vivekananda Institute of Professional Studies, New Delhi, India), Pujari Lokesh (Sharda University, India)and Sachin Kumar (Sharda University, India)
Copyright: 2025
Pages: 38
Source title: Exploring the Intricacies of Digital and Analog VLSI
Source Author(s)/Editor(s): Koushik Guha (National Institute of Technology, Silchar, India), Jyoti Kandpal (Graphic Era Hill University, Dehradun, India)and Swagata Devi (Faculty of Engineering, Assam Down Town University, India)
DOI: 10.4018/979-8-3693-8084-0.ch004

Purchase

View Functional Verification of ASICs for Performance Optimization in Front-End VLSI Design on the publisher's website for pricing and purchasing information.

Abstract

The designing of Application Specific Integrated Circuits (ASICs) starts with a behavioral description and ended up with commercial Integrated Circuits (ICs). The entire scenario is not that easy, rather involve several complex stages. The process carried out at the fabrication laboratories are referred as back end designing. The scope of this chapter involves designing of several digital modules which are combinational in nature and are very useful for designing several ASICs of modern-day use. The implementations have been carried out using Proteus. Software called Proteus is used to design, sketch, and combine electronic circuits. Finally, performance optimization has been achieved in terms of delay, hardware complexities and energy efficiency in case of designing approximate adder. Approximate adder finds its role in several domain such as digital signal processing, machine learning interface, cryptographic hush function, approximate computing and real time control system.

Related Content

R. N. Ravikumar, S. Aarthi, Yulduz Urazbaeva, Zamira Atamuratova, Sadullayeva Moxinur, Jakhongir Shaturaev. © 2026. 32 pages.
Arjun Bali, Siddharth Kashiramka, Anshuman Guha, Prashant Gupta. © 2026. 30 pages.
Vishal Jain, Archan Mitra, Sanchita Paul. © 2026. 32 pages.
Krithikaa Venket. © 2026. 26 pages.
Nuraisa Novia Hidayati, Agung Santosa, Elvira Nurfadhilah, Andi Djalal Latief, Kokoy Siti Komariah, Asril Jarin, Siska Pebiana, Yuyun Wabula, Radhiyatul Fajri, Tri Sampurno. © 2026. 50 pages.
Piyush Amol Bhosale, Shravani Kulkarni, Amna Kausar, Aditya Shrivastav, Susanta Das. © 2026. 26 pages.
Vishal Jain, Archan Mitra. © 2026. 22 pages.
Body Bottom