The IRMA Community
Newsletters
Research IRM
Click a keyword to search titles using our InfoSci-OnDemand powered search:
|
Exploiting Spatial and Temporal Patterns in a High-Performance CPU
Abstract
In modern computer systems, the effect known as the memory gap has become a serious bottleneck. It is becoming increasingly difficult to bridge this gap with traditional solutions, and much effort is put into developing new and more effective solutions to this problem. An earlier design, the Dual Data Cache (DDC), is a cache design that implies separation of data into two different cache subsystems so as to increase effectiveness of the cache. Data are separated accordingly to their predominant type of locality. The modified DDC, described here, introduces different internal organizations of the temporal and spatial parts, for better utilization of data characteristics. Conducted simulations show substantial improvements over traditional cache systems, with little increase in surface area and power consumption.
Related Content
|
Dina Darwish.
© 2024.
43 pages.
|
|
Kassim Kalinaki, Musau Abdullatif, Sempala Abdul-Karim Nasser, Ronald Nsubuga, Julius Kugonza.
© 2024.
23 pages.
|
|
Yogita Yashveer Raghav, Ramesh Kait.
© 2024.
17 pages.
|
|
Renuka Devi Saravanan, Shyamala Loganathan, Saraswathi Shunmuganathan.
© 2024.
21 pages.
|
|
Veera Talukdar, Ardhariksa Zukhruf Kurniullah, Palak Keshwani, Huma Khan, Sabyasachi Pramanik, Ankur Gupta, Digvijay Pandey.
© 2024.
30 pages.
|
|
Dharmesh Dhabliya, Sukhvinder Singh Dari, Nitin N. Sakhare, Anish Kumar Dhablia, Digvijay Pandey, Balakumar Muniandi, A. Shaji George, A. Shahul Hameed, Pankaj Dadheech.
© 2024.
9 pages.
|
|
Avtar Singh, Shobhana Kashyap.
© 2024.
11 pages.
|
|
|