Exploiting Spatial and Temporal Patterns in a High-Performance CPU

View Sample PDF

Author(s): Goran Rakočević (Serbian Academy of Sciences and Arts, Serbia)and Veljko Milutinović (University of Belgrade, Serbia)
Copyright: 2014
Pages: 14
Source title: Handbook of Research on High Performance and Cloud Computing in Scientific Research and Education
Source Author(s)/Editor(s): Marijana Despotović-Zrakić (University of Belgrade, Serbia), Veljko Milutinović (University of Belgrade, Serbia)and Aleksandar Belić (University of Belgrade, Serbia)
DOI: 10.4018/978-1-4666-5784-7.ch010

Keywords: Cloud Computing / Computer Science & IT / Engineering Science Reference / High Performance Computing

Purchase

View Exploiting Spatial and Temporal Patterns in a High-Performance CPU on the publisher's website for pricing and purchasing information.

Abstract

In modern computer systems, the effect known as the memory gap has become a serious bottleneck. It is becoming increasingly difficult to bridge this gap with traditional solutions, and much effort is put into developing new and more effective solutions to this problem. An earlier design, the Dual Data Cache (DDC), is a cache design that implies separation of data into two different cache subsystems so as to increase effectiveness of the cache. Data are separated accordingly to their predominant type of locality. The modified DDC, described here, introduces different internal organizations of the temporal and spatial parts, for better utilization of data characteristics. Conducted simulations show substantial improvements over traditional cache systems, with little increase in surface area and power consumption.

The IRMA Community

Research IRM

Exploiting Spatial and Temporal Patterns in a High-Performance CPU

Purchase

Abstract

Related Content

IRMA Sponsors