Design Space Exploration Using Cycle Accurate Simulator

View Sample PDF

Author(s): Arsalan Shahid (HITEC University, Pakistan), Bilal Khalid (HITEC University, Pakistan), Muhammad Yasir Qadri (University of Essex, UK), Nadia N. Qadri (COMSATS Institute of Information Technology, Pakistan)and Jameel Ahmed (HITEC University, Pakistan)
Copyright: 2016
Pages: 14
Source title: Innovative Research and Applications in Next-Generation High Performance Computing
Source Author(s)/Editor(s): Qusay F. Hassan (Mansoura University, Egypt)
DOI: 10.4018/978-1-5225-0287-6.ch004

Keywords: Computer Science & IT / Engineering Science Reference / Grid & High Performance Computing / High Performance Computing

Purchase

View Design Space Exploration Using Cycle Accurate Simulator on the publisher's website for pricing and purchasing information.

Abstract

Multi-Processor System on Chip (MPSoC) architectures have become a mainstream technology for obtaining performance improvements in computing platforms. With the increase in the number of cores, the role of cache memory has become pivotal. An ideal memory configuration is always desired to be fast and large; but, in fact, striking to balance between the size and access time of the memory hierarchy is considered by processor architect. Design space exploration is used for performance analysis of systems and helps to find the optimal solution for obtaining the desired objectives. In this chapter, we explore two design space parameters, i.e., cache size and number of cores, for obtaining the desired energy consumption. Moreover, previously presented energy models for multilevel cache are evaluated by using cycle accurate full system simulator. Our results show that with the increase in cache sizes, the number of cycles required for application execution decreases, and by increasing number of cores, the throughput improve.

The IRMA Community

Research IRM

Design Space Exploration Using Cycle Accurate Simulator

Purchase

Abstract

Related Content

IRMA Sponsors