IRMA-International.org: Creator of Knowledge
Information Resources Management Association
Advancing the Concepts & Practices of Information Resources Management in Modern Organizations

Performance Analysis of FPGA Architectures based Embedded Control Applications

Performance Analysis of FPGA Architectures based Embedded Control Applications
View Sample PDF
Author(s): Slim Ben Othman (National Institute of Applied Sciences and Technology (INSAT), Tunisia), Ahmed Karim Ben Salem (National Institute of Applied Sciences and Technology (INSAT), Tunisia)and Slim Ben Saoud (National Institute of Applied Sciences and Technology (INSAT), Tunisia)
Copyright: 2011
Pages: 37
Source title: Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility
Source Author(s)/Editor(s): Mohamed Khalgui (Xidian University, China)and Hans-Michael Hanisch (Martin Luther University, Germany)
DOI: 10.4018/978-1-60960-086-0.ch011

Purchase

View Performance Analysis of FPGA Architectures based Embedded Control Applications on the publisher's website for pricing and purchasing information.

Abstract

The performances of System on Chip (SoC) and the Field Programmable Gate Array (FPGA) particularly, are increasing continually. Due to the growing complexity of modern embedded control systems, the need of more performance digital devices is evident. Recent FPGA technology makes it possible to include processor cores into the FPGA chip, which ensures more flexibility for digital controllers. Indeed, greater functionality of hardware and system software, Real-Time (RT) platforms and distributed subsystems are demanded. In this chapter, a design concept of FPGA based controller with Hardware/Software (Hw/Sw) codesign is proposed. It is applied for electrical machine drives. There are discussed different MultiProcessor SoC (MPSoC) architectures with Hw peripherals for the implementation on FPGA-based embedded processor cores. Hw accelerators are considered in the design to enhance the controller speed performance and reduce power consumption. Test and validation of this control system are performed on a RT motor emulator implemented on the same FPGA. Experimental results, carried on a real prototyping platform, are given in order to analyze the performance and efficiency of discussed architecture designs helping to support hard RT constraints.

Related Content

Babita Srivastava. © 2024. 21 pages.
Sakuntala Rao, Shalini Chandra, Dhrupad Mathur. © 2024. 27 pages.
Satya Sekhar Venkata Gudimetla, Naveen Tirumalaraju. © 2024. 24 pages.
Neeta Baporikar. © 2024. 23 pages.
Shankar Subramanian Subramanian, Amritha Subhayan Krishnan, Arumugam Seetharaman. © 2024. 35 pages.
Charu Banga, Farhan Ujager. © 2024. 24 pages.
Munir Ahmad. © 2024. 27 pages.
Body Bottom