The IRMA Community
Newsletters
Research IRM
Click a keyword to search titles using our InfoSci-OnDemand powered search:
|
Performance Evaluation of SHA-3 Final Round Candidate Algorithms on ARM Cortex–M4 Processor
Abstract
SHA-3 was an open competition initiated by NIST to design new generation of hash functions. This competition was a necessity to overcome the challenges imposed by multiple attacks on MDx family of hash functions including SHA-0 and SHA-1. For this competition, NIST announced a reference platform which did not cover Embedded and Mobile machines. This paper compares the performance of SHA-3 final round candidate algorithms on ARM Cortex-M4 processor (embedded processor) and presents the results. Cycles per Byte is used as performance metric. Cortex-M4 based Stellaris® LM4F232 Evaluation Board (EK-LM4F232) from Texas Instruments is used for performance evaluation.
Related Content
Dongyan Zhang, Lili Zhang, Zhiyong Zhang, Zhongya Zhang.
© 2024.
19 pages.
|
Zhiqiang Wu.
© 2024.
15 pages.
|
Musa Ugbedeojo, Marion O. Adebiyi, Oluwasegun Julius Aroba, Ayodele Ariyo Adebiyi.
© 2024.
27 pages.
|
.
© 2024.
|
.
© 2024.
|
Zhen Gu, Guoyin Zhang.
© 2023.
15 pages.
|
Mallanagouda Biradar, Basavaraj Mathapathi.
© 2023.
18 pages.
|
|
|